We propose a four-bit-per-cell program method using a two-step sequence with substrate-bias assisted hot electron (SAHE) injection into the charge trap flash memory devices in order to overcome the limitations of conventional four-bit program methods, which use channel hot electron (CHE) injection. With this proposed method, a localized charge injection near the junction edge with an acceptable read margin was clearly observed, along with a threshold voltage difference of 1 V between the forward and the reverse read. In addition, a multi-level storage was easily obtained using a drain voltage step of 1 V at each level of the three programmed states, along with a fast program time of 1 s. Finally, by using charge pumping methods, we directly observed the detailed information on the spatial distribution of the local threshold voltage in each level of the four states, for each physical bit, as a function of the program voltage.
INTRODUCTION
Nowadays, four-bit-per-cell charge trap flash (CTF) memory devices have gained great attention for ultra-high density flash memory applications. [1] [2] [3] Multi-bit and multilevel storage operations are becoming important topics for the production of these four-bit-per-cell CTF devices. In the conventional four-bit cell, the channel hot electron (CHE) injection has been widely used for programming to physically distinguish the source/drain region for multi-bit operations as well as the different amounts of charges available in each region for multi-level operations. However, multi-level operations using conventional CHE injection has drawbacks, including low efficiency of the electron injection, poor programming speed and high-voltage operation. 4 This high-voltage operation in particular is responsible for the large electric current consumption (typically larger than 200 A per cell). The large current consumption limits the programming throughput because the total programming current is limited by the capacity of high voltage generation by charge pumping circuits. 5 Moreover, it can result in serious bit-line disturbances, giving rise to various reliability issues. 6 In order * Author to whom correspondence should be addressed.
to solve these problems, two-step program schemes have been proposed to improve multi-bit and multi-level programs for SONOS cells. [7] [8] [9] Unlike the conventional CHE operation, which depends largely on the pulse height and width, this two-step program method is less dependent on the pulse height and width, since the electron injection takes place during the transition from the forward bias to the reverse bias at the substrate/drain p-n + diode junction. This two-step program also offers self-convergent programming, thus leading to excellent threshold voltage (V T control and a unique recovery procedure for over-erased cells, which is not available under conventional CHE programming. Chung et al. reported a low-voltage programming scheme for a SONOS memory called forward-bias assisted electron injection (FBEI). Although it exhibits low voltage and localized charge storage, a high programming drain bias is required and the total programming time is as slow as 1 ms. More recently, a substrate-bias assisted hot electron (SAHE) injection method was reported for multi-bit operations with low voltage and high speed. 10 In this paper, we develop to the four-bit-per-cell program method in the CTF memory devices on the basis of the SAHE scheme. Also, detailed information on the spatial distribution of the local V T in each level of the four states was directly observed through charge pumping methods. 
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EXPERIMENTAL DETAILS
The CTF memory devices used in this study, which are based on the silicon-oxide-nitride-oxide-silicon (SONOS) structure, were fabricated using the standard 0.35 m complementary metal-oxide-semiconductor (CMOS) technology with a channel length and width of 0.5 m, with uniform channel doping. The samples were n-channel MOS field effect transistor (FET) with an oxide-nitride-oxide (ONO) gate dielectric stack. The bottom oxide was thermally grown at 900 C in nitrogen diluted with oxygen. The nitride was deposited by using low-pressure chemical-vapor deposition (LPCVD) at a low chamber pressure of 0. 
RESULTS AND DISCUSSION
The program conditions for the proposed method using the two-step pulse sequence with injecting substrate-bias are listed in Table I . The total program time (T p consists of a two-step pulse sequence, which includes the collecting time (T p1 and the injecting time (T p2 . The bias conditions are also divided into the collecting substrate voltage (V B1 , the injecting substrate voltage (V B2 , and the drain voltage (V D2 . At time T p1 , a V B1 of 1 V is applied for fast programming due to the forward-bias between the p-Si substrate and the n + drain junction, whereas the duration Table I . Program conditions of the proposed method using two-step pulse with substrate bias injection. of V B1 is set to be as short as 100 ns to reduce power consumption. 6 During time T p2 , the substrate is immediately switched to a V B2 of −4 V and the drain, V D2 is set to 1, 2 and 3 V in order to achieve four distinct levels.
In order to confirm the physical two-bit storage operation for the proposed program method, we measured the drain current versus gate voltage (I D -V G characteristics under the forward (FWD) and reverse (RVS) read after only bit-2 (drain side) programming, as shown in Figure 1 . After the erased state in the cell was fixed at a V T of 2.5 V for FWD and RVS read, only the bit-2 cell is programmed using the proposed injection method with a V D2 of 1 V, V B2 of −4 V, source floated and gate grounded for a T p2 of 1 s. Here, V T is defined as the applied gate voltage at which the drain current is 1 A. The V T difference ( V T between the FWD and RVS read (often termed the "memory window") at the drain side bit was V T = 1 V under a drain reverse read voltage of 2.5 V. This result indicated that physical two-bit operations for the proposed program method can clearly be achieved in each bit of the source and drain region under a reverse read while the drain is biased at 2.5 V. Figure 2 shows the multi-level program characteristics for the proposed program method in a CTF cell. After the cell was erased at a V T of 2.5 V, the V T was plotted as a function of the program time for various drain biases of V D2 at a fixed injecting substrate bias of −4 V. Here, the "11" state with a V T of 2.5 V corresponds to the erased state. We observed that four distinct levels, which are large enough (more than 0.8 V) to be used as separate V T levels for charge storage, are achieved with a V D2 step of 1 V in the proposed program method. Besides, the program time is as short as 1 s. Interestingly, multi-level operations at much lower voltages were obtained using the proposed method than the work by the FEBI method even though almost the same thickness (3.4 nm vs. whereas a gate voltage of 10 V and drain voltages of 5, 6, 7 V were used for FBEI method in this experiment. 9 In order to observe the vertical and lateral distribution of the local V T with drain biases at each level of the four states in the drain edge, a charge pumping method was employed. Figure 3(a) shows the I cp characteristics at the four-level states. The I cp curves are plotted by the pulse height (V h ) from −1 to 6 V as a function of the four-level states. First, we measured the I cp curve at the erase state ("11" state) from the drain junction. This I cp curve was saturated as a pulse height exceeded the maximum V T of 3 V in the channel and the maximum charge pumping current (I cp max was about 80 pA at this point. We then programmed the charges into the drain junction region with three different V T s (3.5, 4.5, and 5.4 V), and the I cp curves were measured in the drain junction again. Compared to the I cp curve at the erase state, the I cp curve in a drain side showed a rightward shift with an increase of the V T because the local V T in the drain region increased by the charges injected locally into the drain region of the nitride layer. Figure 3(b) shows the spatial profiles, derived from the I cp data in Figure 3(a) , of the local V T as a function of the channel length at the four-level states. We defined the 'local V T ' as the gate voltage required to induce a certain density of minority carriers at each position. 8 Compared to the local V T distribution of "11" state, the local V T of the three different programmed states at the drain edge region asymmetrically increases after the drain injection using the proposed program method. The difference is that the local V t value of the drain region is higher than that of the source side because the locally trapped negative charges at the drain region increase the local V T . This observation indicates that a localized injection at four-level states can be easily obtained for the proposed program method by using the charge pumping technique. On the other hand, the width of local V T distributions in the drain region along the channel length is estimated to be ∼ 200 nm for the "10" state. Compared to the "10" state (3.5 V T , injected charges are diffused more from the drain to the source region in the nitride layer for the higher V T (i.e., 4.5 V T and 5.4 V T of the "01" and "00" states, respectively. As a large number of charges are trapped in the nitride layer, the charges injected in the nitride layer at the drain edge laterally move to the source region due to the Coulombic repulsive forces. This lateral diffusion can cause a reliability problem such as read disturb (second-bit effects) between bit-1 (drain region) and bit-2 (source region). The second-bit effects can be simply reduced by optimizing the device structure such that two trap sites in the nitride are separated from each other, as reported in Ref. [11] .
In order to confirm the reliability characteristic of our program method, we investigated the retention and endurance characteristics of the four-level state at room temperature. The programmed cell was furthermore erased to the initial V T by applying a gate voltage of − 6 V and a drain voltage of 5 V for 100 ms (i.e., as used typically in the hot-hole injection (HHI) method). Figure 4(a) shows the retention characteristics before and after 10 4 program/erase (P /E) cycles at the four-level states. After the localized charge injection for the four-level states had been applied at the drain junction region, the V T reverse read was plotted as a function of retention time. In this experiment, we used program voltages of the drain-biases of 1, 2, and 3 V at a fixed substrate-bias of result, for the pre-cycling retention, the charge decay rates of the "11," "10," "01," and "00" states were calculated to be 8, 56, 76, and 85 mV/decade at the four-level state. The decay rates increased as the amount of the injection charge increased. The decay rate at the "00" state showed the highest among the four states, which might be due to the increase in the number of back-tunneled charges.
Beyond the retention time of 3 × 10 8 sec (or 10 years), it is expected that the margins between the neighboring V T levels will range from 0.53 to 0.82 V. Although the charge loss is slightly increased after the 10 4 P /E cycles, the intervals between the neighboring V T levels at a retention time of 10 years are observed to be 0.49 V, 0.74 V and 0.6 V between levels '11,' '10,' '01' and '00,' respectively, which indicates the proposed programming method is acceptable in terms of device reliability because this result shows that the V T at each level of the four states is large enough to enable sensing the program states. Figure 4 (b) shows the endurance characteristics measured by the proposed program method and the HHI erase method. A steady endurance property is observed to be 0.94 V, 1.1 V and 0.63 V between levels '11,' '10,' '01' and '00,' respectively, after 10 4 P /E cycles at the fourlevel states. These results indicate that the reliability performance of a SONOS cell using the proposed program is acceptable.
We measured the disturb immunity of the unselected cells B and C for programming the selected cell A using Figure 5 (b) shows the drain disturbance of the unselected cell B measured both at the erased and at three different programmed states. Program-inhibit voltage of −4 V is applied to the word line 2 (WL2) of the unselected cell B. As a result, the V T of the unselected cell B is nearly constant at the four-level states up to a stress time of 10 3 s for both FWD and RVS read. The substrate disturbance of the unselected cell C is also nearly constant since only low substrate voltage of −4 V cannot inject (or tunnel) into the nitride layer via the 3.4 nm-thick tunneling oxide (not shown here). Therefore, the unselected cells B and C, sharing the p-well and BL1 with the selected cell A (being programmed), are kept free from the substrate and drain disturb for the proposed program method by using a low-voltage operation.
CONCLUSION
The four-bit-per-cell program method using a two-step sequence with SAHE was successfully developed for use The reliability performances including the retention and endurance characteristics at each of the four-level states were investigated and found to be acceptable. In addition, we directly observed the detailed information on the spatial distribution of the local V T in each level of the four states by using charge pumping methods.
